SOI substrate and semiconductor integrated circuit device
AssigneeNEC Electronics Corporation
InventorsHiroaki Ohkubo, Masayuki Furumiya, Ryota Yamamoto, Yasutaka Nakashiba
Life of this patent
Estimating the term…
Loading patent…
AssigneeNEC Electronics Corporation
InventorsHiroaki Ohkubo, Masayuki Furumiya, Ryota Yamamoto, Yasutaka Nakashiba
Estimating the term…
A semiconductor IC device includes a base substrate comprising P−-type silicon, a first P+-type silicon layer is provided on the base substrate, and an N+-type silicon layer and a second P+-type silicon layer are provided in the same layer thereon. The impurity concentration of the first P+-type silicon layer and the N+-type silicon layer is higher than that of the base substrate. Also, a buried oxide layer and an SOI layer are provided on the entire upper surface of the N+-type silicon layer and the second P+-type silicon layer. The first P+-type silicon layer is connected to ground potential wiring GND, and the N+-type silicon layer is connected to power-supply potential wiring VDD. Accordingly, a decoupling capacitor, which is connected in parallel to the power supply, is formed between the P+-type silicon layer and the N+-type silicon layer.
An SOI structure comprising:
A semiconductor integrated circuit device comprising:
Dependencies are inferred from the claim text.