Method of forming a metal-insulator-metal capacitor in an interconnect cavity
AssigneeLSI Logic Corporation
InventorsDerryl D. J. Allman, Kenneth Fuchs
Life of this patent
Estimating the term…
Loading patent…
AssigneeLSI Logic Corporation
InventorsDerryl D. J. Allman, Kenneth Fuchs
Estimating the term…
A metal-insulator-metal capacitor is embedded in an interconnect layer of an integrated circuit (IC). The interconnect layer has a cavity, and the capacitor is formed in the cavity with one of the plates of the capacitor integral with a conductive layer of the interconnect layer, so the capacitor plate electrically communicates with the interconnect layer. The interconnect layer has multiple conductive layers, including a layer, such as aluminum, that is subject to deformation at certain temperatures during fabrication of the IC, and the cavity extends through this layer. A remaining conductive layer of the interconnect layer defines one of the capacitor plates, and a dielectric layer and another capacitor plate are formed thereon within the cavity. Via interconnects of about the same length electrically connect to the top plate and through the interconnect layer to the bottom plate.
A method of fabricating a capacitor in an integrated circuit (IC) having an interconnect layer overlying a substrate, comprising the steps of:
Dependencies are inferred from the claim text.