Integrated circuit process monitoring and metrology system
AssigneeLSI Logic Corporation
InventorsPeter A. Burke, Eric J. Kirchner, James R. B. Elmer
Life of this patent
Estimating the term…
Loading patent…
AssigneeLSI Logic Corporation
InventorsPeter A. Burke, Eric J. Kirchner, James R. B. Elmer
Estimating the term…
A method for monitoring polishing process parameters for an integrated circuit structure on a substrate. A first metrology site is constructed on the substrate. The first metrology site represents a design extreme of a high density integrated circuit structure. The first metrology site is formed by placing a relatively small horizontal surface area trench within a relatively large surface area field of a polish stop material. A second metrology site is also constructed on the substrate. The second metrology site represents a design extreme of a low density integrated circuit structure. The second metrology site is formed by placing a relatively large horizontal surface area trench within a relatively small surface area field of a polish stop material. The substrate is covered with a layer of an insulating material, thereby at least filling the trenches. A target thickness of the insulating material necessary to leave the trenches substantially filled to a top surface of the field of polish stop material is calculated. The substrate is polished until a first thickness of the insulating material in the trench of the first metrology site is no more than the target thickness. A second thickness of the insulating material in the trench of the second metrology site is measured, and values based on the first thickness and the second thickness are monitored as the polishing process parameters for the integrated circuit structure.
A test structure set for determining a polishing process parameter range for an integrated circuit structure on a substrate, the test structure set comprising:
Dependencies are inferred from the claim text.