Method of developing optimized optical proximity correction (OPC) fragmentation script for photolithographic processing
AssigneeAdvanced Micro Devices, Inc.
InventorsCarl Babcock, Luigi Capodieci
Life of this patent
Estimating the term…
Loading patent…
AssigneeAdvanced Micro Devices, Inc.
InventorsCarl Babcock, Luigi Capodieci
Estimating the term…
A method for developing an optimized layout fragmentation script for an optical proximity correction (OPC) simulation tool. A test pattern layout having at least one structure representing a portion of the integrated circuit layout is provided. Optical proximity correction is iteratively conducted on the test pattern layout for each desired permutation of at least one fragmentation parameter associated with the test pattern layout and, for each permutation, a corrected test pattern layout is generated. A printed simulation of each corrected test pattern layout is made and analyzed to select one of the permutations of the at least one fragmentation parameter to apply to a integrated circuit layout prior to correction with the OPC simulation tool.
A method of developing an optimized layout fragmentation script for an optical proximity correction (OPC) simulation tool, the OPC simulation tool for manipulating an integrated circuit layout corresponding to a layer to be embodied in a wafer by a photolithographic technique, the method comprising:
A program embodied in computer readable medium to develop an optimized layout fragmentation script for an optical proximity correction (OPC) simulation tool, the OPC simulation tool for manipulating an integrated circuit layout corresponding to a layer to be embodied in a wafer by a photolithographic technique, the program comprising:
Dependencies are inferred from the claim text.