Programmable logic device with reduced power consumption
AssigneeSTMicroelectronics Pvt. Ltd.
InventorParvesh Swami
Life of this patent
Estimating the term…
Abstract
The present invention provides a programmable logic device with reduced power consumption comprising, a first set of data storage elements, at least a first power supply connected to the said first set of data storage elements, a second set of substantially identical interconnected tiles, each including logic blocks, at least a second power supply independent of the said first power supply connected to said identical tiles wherein said second power supply is switched-off when the logic block is not being used.
Claims20
A programmable logic device with reduced power consumption, comprising:
- a set of data storage elements;
- at least a first power supply connected to the set of data storage elements;
- a set of substantially identical interconnected tiles, each including one or more logic blocks;
- and
- at least a second power supply independent of the first power supply connected to the identical tiles, wherein the second power supply is switched-off when the logic blocks are not being used.
A method for reducing the power consumption in programmable logic device, comprising the steps of:
- providing a set of data storage elements;
- connecting at least a first power supply to the set of data storage elements;
- providing a set of substantially identical interconnected tiles, each including one or more logic blocks;
- coupling at least a second power supply independent of the first power supply to the identical tiles, and;
- switching off the second power supply when the tiles are not being used.
A programmable logic device, comprising:
- a plurality of tiles, each of the tiles comprising at least one configuration cell and additional circuitry;
- a first pad capable of being coupled to a first power supply for supplying power to the at least one configuration cell in each of the tiles;
- and
- a second pad capable of being coupled to a second power supply for supplying power to the additional circuitry in each of the tiles, the second power supply independent of the first power supply.
Dependencies are inferred from the claim text.