Silicon controlled rectifier structure with improved punch through resistance
AssigneeNational Semiconductor Corporation
InventorsVladislav Vashchenko, Peter J. Hopper, Ann Concannon, Marcel Ter Beek
Life of this patent
Estimating the term…
Loading patent…
AssigneeNational Semiconductor Corporation
InventorsVladislav Vashchenko, Peter J. Hopper, Ann Concannon, Marcel Ter Beek
Estimating the term…
When a high-voltage, such as from an ESD pulse, is placed across a silicon controlled rectifier, which includes an NPN transistor and a PNP transistor that is connected to the NPN transistor, the likelihood of punch through occurring between two regions of the rectifier is substantially reduced by forming the collector of the NPN transistor between the emitter and collector of the PNP transistor.
A silicon controlled rectifier comprising:
A silicon controlled rectifier comprising:
A silicon controlled rectifier comprising:
A silicon controlled rectifier comprising:
Dependencies are inferred from the claim text.
Drawings are temporarily unavailable. Open the PDF at USPTO
No related US applications are recorded in the indexed filing history.
Using bipolar transistors as protective elements: including a PNP transistor and a NPN transistor, wherein each of said transistors has its base…
Diodes: pNPN diodes, e.g. Shockley diodes or break-over diodes
Inorganic electric semiconductor devices
Term ended 27 Aug 2023 (estimated)
The present application and application Ser. No. 10/650,000, entitled “High-Voltage Silicon Controlled Rectifier Structure with Improved Punch Through Resistance,” by Vladislav Vashchenko et al., which is filed on an even date herewith, have related subject matter.
FIG. 1 is a cross-sectional view illustrating an example of a silicon controlled rectifier (SCR) structure 100 in accordance with the present invention.
FIG. 2 is a graph illustrating a comparison between the operation of SCR structure 100 and a reference NPN transistor in accordance with the present invention.
FIG. 3 is a graph further illustrating a comparison between the operation of SCR structure 100 and the reference NPN transistor in accordance with the present invention.
FIG. 1 shows a cross-sectional view that illustrates an example of a silicon controlled rectifier (SCR) structure 100 in accordance with the present invention. As described in greater detail below, SCR structure 100, which can be used to provide electro-static discharge (ESD) protection, reduces the likelihood of punch-through when a high voltage is placed across two highly-doped regions by forming a highly-doped region of the opposite conductivity type partially between the two highly doped regions.
As shown in FIG. 1, SCR structure 100 includes a p-type substrate 110 and an n-type epitaxial layer 112 that is formed on substrate 110. SCR structure 100 is a high-voltage device which, when compared to a conventional low-voltage bipolar device, has a substantially thicker epitaxial layer. For example, epitaxial layer 112 can be approximately 15–17 um thick.
In addition, SCR structure 100 includes an n-type buried layer (NBL) 114 that is formed in the top surface of substrate 110. As shown in FIG. 1, buried layer 114 includes a center region 114A, a first outer region 114B that adjoins center region 114A, and a second outer region 114C that adjoins first outer region 114B.