Multi-layer structure for reducing capacitance and manufacturing method thereof
AssigneeSamsung Electronics Co., Ltd.
InventorsYu-Sik Kim, Joong-Hee Lee
Life of this patent
Estimating the term…
Abstract
The invention relates to a multi-layer structure used in an optical communication field and its manufacturing method in which the capacitance effect between the metal patterns of a Silicon Optical Bench (SiOB) is significantly reduced. The multi-layer structure includes a dielectric layer and conductive patterns on a semiconductor substrate, such that the conductive patterns are separated from each other, wherein the dielectric layer and upper portions of the semiconductor substrate between the conductive patterns are etched out to a predetermined thickness to effectively reduce the capacitance without changing the area or structure of the metal patterns.
Claims6
A multi-layer structure for reducing capacitance thereon, comprising:
- a dielectric layer deposited on a semiconductor substrate;
- and,
- at least two conductive patterns, separated by a predetermined distance, formed on the semiconductor substrate,
- wherein the dielectric layer and upper portions of the semiconductor substrate between the conductive patterns are etched out to a predetermined thickness;
- and
- wherein said at least two conductive patterns respectively covers an entire upper surface of the dielectric layer so that only a semiconductor substrate remains between said conductive patterns electrodes.
Dependencies are inferred from the claim text.