Variable rate digital switching system
AssigneeThe University of Tokyo
InventorsTadao Saito, Hitoshi Aida, Terumasa Aoki, Udomkiat Bunworasate
Life of this patent
Estimating the term…
Loading patent…
AssigneeThe University of Tokyo
InventorsTadao Saito, Hitoshi Aida, Terumasa Aoki, Udomkiat Bunworasate
Estimating the term…
There is provided a variable rate digital switching system comprising steps of: arranging a plurality of incoming TDM buses and a plurality of sending TDM buses in lattice form; providing cross-point buffers at cross-points of the incoming buses and the sending buses; connecting the cross-point buffers belonging to respective sending TDM buses to respective scheduler; connecting respective contents analyzer to respective scheduler; checking frame headers of input TDM frames by respective cross-point buffers, thereby buffering only data of time slot of destined and belonged sending bus and transmitting contents of the frame header to the contents analyzer; checking the frame header by the contents analyzer, thereby deciding the contents of data stored in the respective cross-point buffers on the own-belonged sending TDM bus, and informing them to the scheduler; performing the scheduling by the scheduler as for how time slots in the sending TDM frame is allocated in respective cross-point buffers according to the contents of the frame header and an amount of data stored in respective cross-point buffer; and inputting in turn the buffered data in the own-allocated time slots of the sending TDM frame according to the scheduling by respective cross-point buffer, and outputting them from the sending TDM bus.
A variable rate digital switching system comprising steps of:
A variable rate digital switching system comprising steps of:
Dependencies are inferred from the claim text.