Manufacturing process for semiconductor wafer comprising surface grinding and planarization or polishing
AssigneeShin-Etsu Handotai Co., Ltd.
InventorJun Kishimoto
Life of this patent
Estimating the term…
Loading patent…
AssigneeShin-Etsu Handotai Co., Ltd.
InventorJun Kishimoto
Estimating the term…
Provided is a manufacturing process for a semiconductor wafer according to which semiconductor wafers each with higher flatness can be manufactured with good efficiency from a wafer work having passed through a surface grinding step by enabling restriction of reduction in flatness in the vicinity of the center and in the outer peripheral edge portion of a surface ground wafer at the lowest level possible, and correction of the reduction in flatness of both portions with ease to planarize in a planarization or polishing step. When a semiconductor wafer fixed on a chuck table is surface ground using a cup shaped grinding wheel, the semiconductor wafer is ground toward the center thereof such that the grinding wheel cuts into the semiconductor wafer at the outer peripheral edge thereof and moves away from the semiconductor wafer at the central portion thereof and the ground semiconductor wafer is planarized according to a PACE method.
A manufacturing process for a semiconductor wafer, comprising the following steps
A manufacturing, process for a semiconductor wafer as recited in claim 4, wherein the grinding wheel cuts into the semiconductor wafer at the center thereof by adjusting an angle formed between the rotation axis of the grinding wheel and the rotation axis of the chuck table.
A manufacturing process for a semiconductor wafer, comprising the following steps
Dependencies are inferred from the claim text.