Method for avoiding photoresist resist residue on semioconductor feature sidewalls
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsHung-Wen Sue, Chung-Shi Liu, Wen-Chin Chiou, Keng-Chu Lin
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsHung-Wen Sue, Chung-Shi Liu, Wen-Chin Chiou, Keng-Chu Lin
Estimating the term…
A method for improving a photolithographic patterning process to avoid undeveloped photoresist contamination in a semiconductor manufacturing process including providing a semiconductor wafer having a process surface including a first anisotropically etched opening extending through a semiconductor wafer thickness portion including an underlying dielectric insulating layer; blanket depositing a polymeric resinous layer over the semiconductor wafer process surface to include filling the first anisotropically etched opening; curing the polymeric resinous layer by exposing the polymeric resinous layer to at least one of thermal or photonic energy to initiate polymer cross linking; chemically mechanically polishing (CMP) the polymeric resinous layer to substantially remove the polymeric resinous layer thickness above the process surface; and, forming a photolithographically patterned photoresist layer over the process surface for forming a second anisotropically etched opening overlying and encompassing the first anisotropically etched opening.
A method for improving a dual damascene etching process to block the out diffusion of nitrogen containing photoresist contaminating species to avoid photoresist poisoning in a semiconductor manufacturing process comprising the steps of:
A method for blocking out diffusion of nitrogen containing photoresist contaminating species to improve trench patterning and etching in a dual damascene process comprising the steps of:
Dependencies are inferred from the claim text.