Anti-fuse structure of writing and reading in integrated circuits
OwnerTito Gelsomini, Kemal Tamer Saninventors
Life of this patent
Estimating the term…
Abstract
An information write-register embedded in an integrated circuit (IC) is made of a plurality of independently addressable gate-controlled components formed in an isolated p-well nested in a n-well. Gates over the p-well are positioned on an insulator geometrically formed so that it is susceptible locally to electrical conductivity upon applying an overstress voltage pulse, whereby binary information can be permanently encoded into the write-register. The overstress voltage pulse is applied between the gate and the p-well and is created when a write-enable pulse of predetermined polarity and duration is superposed by a p-well pulse of opposite polarity and shorter duration.
Claims8
An integrated circuit chip comprising:
- an integrated circuit (IC) in a semiconductor substrate;
- an information write-register circuit embedded in said IC, said write-register having a plurality of independently addressable components;
- each of said components formed as an isolated p-well nested in an isolated n-well, said p-well having a gate for control;
- and
- said gate positioned on an insulator geometrically formed so that it is susceptible locally to electrical conductivity upon applying an overstress voltage pulse, whereby binary information can be permanently encoded into said component.
Dependencies are inferred from the claim text.