Semiconductor integrated circuit having high-density base cell array
AssigneeFujitsu Limited
InventorsYoshio Kajii, Toru Osajima
Life of this patent
Estimating the term…
Abstract
A base cell is configured such that P-type regions 11 to 13 are arrayed in a column direction in an N-type well 10, N-type regions 21 to 23 are arrayed in a column direction in a P-type well 20 next to the N-type well, gate lines 34A and 35B passing above a channel between the P-type regions and further between the N-type regions are formed in a row direction, and well contact regions 16C and 26C are formed in the wells 10 and 20 at outer ends thereof, respectively, while no gate contacts are formed at the outer ends. Power supply lines VDD and VSS connected to the well contact regions are formed in the column direction in a second wiring layer above a first wiring layer.
Claims7
A semiconductor integrated circuit comprising base cells arrayed in first and second directions perpendicular to each other, each base cell comprising:
- an N-type well;
- a plurality of P-type regions formed in said N-type well and arrayed in said second direction;
- a P-type well arranged adjacent to said N-type well in said first direction;
- a plurality of N-type regions formed in said P-type well and arrayed in said second direction;
- gate lines each extending in said-first direction with passing above a channel between adjacent two of said P-type regions and passing above a channel between adjacent two of said N-type regions, each of said gate lines not having a gate contact region on either end thereof;
- an N-type well contact region formed in said N-type well adjacent to a first directional end of one of said gate lines, said N-type well contact region being not along said gate lines;
- a P-type well contact region formed in said P-type well adjacent to an opposite first directional end of one of said gate lines, said P-type well contact region being not along said gate lines;
- an intra-cell interconnection formed in a first wiring layer;
- a first power supply line connected to said N-type well contact region with passing in said second direction, said first power supply line formed in a second wiring layer;
- and
- a second power supply line connected to said P-type well contact region with passing in said second direction, said second power supply line formed in said second wiring layer.
A semiconductor integrated circuit comprising base cells arrayed in first and second directions perpendicular to each other, each base cell comprising:
- an N-type well;
- a plurality of P-type regions formed in said N-type well and arrayed in said second direction;
- a P-type well arranged adjacent to said N-type well in said first direction;
- a plurality of N-type regions formed in said P-type well and arrayed in said second direction;
- gate lines each extending in said first direction with passing above a channel between adjacent two of said P-type regions and passing above a channel between adjacent two of said N-type regions, each of said gate lines not having a gate contact region on either end thereof;
- an N-type well contact region formed in said N-type well adjacent to a first directional end of one of said gate lines, said N-type well contact region not extending in said first direction;
- a P-type well contact region formed in said P-type well adjacent to an opposite first directional end of one of said gate lines, said P-type well contact region not extending in said first direction;
- an intra-cell interconnection formed in a first wiring layer;
- a first power supply line connected to said N-type well contact region with passing in said second direction, said first power supply line formed in a second wiring layer;
- and
- a second power supply line connected to said P-type well contact region with passing in said second direction, said second power supply line formed in said second wiring layer.
Dependencies are inferred from the claim text.