Method of producing a SI-GE base heterojunction bipolar device
AssigneeSiGe Semiconductor Inc.
InventorStephen J. Kovacic
Life of this patent
Estimating the term…
Abstract
A method of producing a bipolar transistor includes the step of providing a sacrificial mesa over a layer of SiGe in order to prevent a polysilicon covering layer from forming over a predetermined region of the SiGe layer forming the transistor base. After an etching process removes the sacrificial mesa and the SiGe layer is exposed, an oppositely doped material is applied over top of the SiGe layer to form an emitter. This makes it possible to realize a thin layer of silicon germanium to serve as the transistor base. This method prevents the base layer SiGe from being affected, as it otherwise would be using a conventional double-poly process.
Claims18
A method of forming a semiconductor structure comprising the steps of:
- a) providing a semiconductor substrate;
- b) providing a layer of another semiconductor material over at least a region of the semiconductor substrate;
- c) providing a mesa of over a portion of the other semiconductor layer;
- e) depositing a polycrystalline silicon layer over the mesa and over lower adjacent regions of the other semiconductor layer;
- f) planarizing the polycrystalline silicon layer to expose the surface of the mesa most distant from the other semiconductor layer;
- g) reacting a substance with the polysilicon layer to form an etch stop layer thereon;
- and,
- h) etching the mesa to expose a region of other semiconductor material therebelow using an etching process compatible with the etch stop material and with the etch stop layer.
A method of forming a semiconductor structure comprising the steps of:
- a) providing a substrate of a first semiconductor type;
- b) providing a second layer of a second type of semiconductor material over at least a region of the first semiconductor substrate;
- c) providing a mesa over a portion of the second layer, the mesa being a material that can bond to the second type of semiconductor and that can be etched by an etching source without etching the second type of semiconductor;
- d) depositing a conductive layer over the mesa and over lower regions adjacent the mesa;
- e) planarizing the conductive layer;
- f) reacting a surface of the conductive layer such that it is resilient to etching by the etching source;
- and,
- g) etching the mesa to expose a region of the second layer below.
A method of forming a semiconductor structure comprising the steps of:
- a) providing a semiconductor substrate;
- b) providing a layer of SiGe over at least a region of the semiconductor substrate;
- c) providing a mesa over a portion of the SiGe layer;
- d) depositing a polycrystalline silicon layer over the mesa and over lower adjacent regions of the SiGe layer;
- e) exposing an upper surface of the mesa by removing the polycrystalline silicon layer over the mesa;
- f) reacting the polycrystalline layer with another substance to result in an etch stop surface of the polycrystalline layer;
- and,
- g) removing the mesa by a step of etching to expose a region of SiGe below.
Dependencies are inferred from the claim text.