Method and apparatus for yield and failure analysis in the manufacturing of semiconductors
AssigneeTexas Instruments Incorporated
InventorJerome R. Lovelace
Life of this patent
Estimating the term…
Loading patent…
AssigneeTexas Instruments Incorporated
InventorJerome R. Lovelace
Estimating the term…
A yield and failure analysis system having composite wafermaps provides the ability to view numerous lots on a single screen, identifying the semiconductor manufacturing process, which caused wafer failures and the associated malfunctioning equipment. A wafer inspection instrumentation (28) probes each wafer within a given lot and applies a series of tests. Wafer defect data is stored in a first relational database (46) for compiling a composite wafermap for each lot. Collected wafer defect data is converted into a FFT signature. Present wafer defect data is compared with stored converted wafer defect data patterns to generate correlation coefficients. When the correlation coefficients are within a predetermined range, the converted wafer defect data pattern is stored in the second relational database (47). Data may be accessed from both databases by a user interface (44), enabling the user to analyze data in real time and generate reports.
An automated wafer yield and failure analysis system, comprising:
A method for generating failure and yield analysis for composite wafermaps, comprising the steps of:
Dependencies are inferred from the claim text.