Method of manufacturing semiconductor device
AssigneeAsahi Kasei Microsystems Co., Ltd.
InventorsFumio Naito, Hisaya Imai, Hidenori Mochizuki
Life of this patent
Estimating the term…
Loading patent…
AssigneeAsahi Kasei Microsystems Co., Ltd.
InventorsFumio Naito, Hisaya Imai, Hidenori Mochizuki
Estimating the term…
A method for manufacturing a semiconductor device comprising a nonvolatile memory transistor of a stacked gate structure having a floating gate and a control gate, and a MOS transistor of a single gate structure, wherein the method comprises the steps of forming a first insulation film that becomes a gate oxide film of the transistors on a semiconductor substrate; forming a first conductive layer on the first insulation film; removing, from the first conductive layer, a region for separating a floating gate in a direction perpendicular to a direction in which the control gate is formed extendedly; forming a second insulation layer on the first conductive layer; forming a second conductive layer on the second insulation film; patterning the second conductive layer so as to form the control gate; and patterning the first conductive layer to form the stacked gate structure and the single gate structure.
A method for manufacturing a semiconductor device comprising a nonvolatile memory transistor of a stacked gate structure having a floating gate and a control gate, and a MOS transistor of a single gate structure, said method comprising:
A method for manufacturing a semiconductor device having a nonvolatile memory cell, a capacitor and/or a resistance, and a logic circuit, comprising the steps of:
Dependencies are inferred from the claim text.