NVRAM array device with enhanced write and erase
AssigneeInternational Business Machines Corporation
InventorsChung H. Lam, Richard Q. Williams
Life of this patent
Estimating the term…
Abstract
Increased write and erase tunnelling currents are developed by enhancement of an electric field near a floating gate with a shaped edge structure overlapping a source/drain diffusion and developing increased floating gate area with angled regions joined by edges in order to reduce write and erase cycle times. The edge structure is formed by selective and preferential etching in accordance with the crystal structure of a monocrystalline semiconductor substrate. The sharpness of the edges and concentration of the electric field may be enhanced by consumption and stress effects of oxidation of the substrate to form a floating gate insulator.
Claims7
A non volatile memory cell comprising a semiconductor substrate having an
- edge structure including oppositely directed non-planar edges formed in a gate area of said memory cell, said edge structure providing enhancement of an electric field adjacent a floating gate, said floating gate being insulated from said substrate in said gate area;
- a control gate located adjacent but insulated from said floating gate within said gate area;
- and
- source and drain diffusion regions wherein said edge structure extends into one of said source and drain regions.
Dependencies are inferred from the claim text.