Semiconductor integrated circuit having three wiring layers
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsShigehiro Kuge, Kazutami Arimoto
Life of this patent
Estimating the term…
Abstract
A high melting point metal wiring layer, a second aluminum wiring layer, and a third aluminum wiring layer are stacked on transistors forming an inverter train of a hierarchical power supply structure respectively. The high melting point metal wiring layer is employed as a local wire for connecting the transistors with each other, the second aluminum wiring layer is employed as a local bus wire and a hierarchical power supply wire, and the third aluminum wiring layer is employed as a main bus wire and a power supply wire to intersect with the respective wires. Consequently, the wiring layers are easy to lay out, while no main bus region is required dissimilarly to the prior art and it is possible to reduce the layout area.
Claims5
A semiconductor device comprising:
- a plurality of bit lines formed by a high melting point metal wiring layer;
- a first wire formed by a first metal wiring layer laid on the high melting point metal wiring layer with an insulation layer laid between the first metal wiring layer and the high melting point metal wiring layer;
- and
- a second wire formed by a second metal wiring layer above the first metal wiring layer.
Dependencies are inferred from the claim text.