Semiconductor device with rapid reverse recovery characteristic
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsNoritoshi Hirano, Katsumi Satoh
Life of this patent
Estimating the term…
Loading patent…
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsNoritoshi Hirano, Katsumi Satoh
Estimating the term…
An object is to obtain a semiconductor device having a PN junction which can suppress voltage oscillation without exerting any adverse effects. The film thickness of the N− layer (101) is set to satisfy both of a first condition that the depletion layer extending in the N− layer (101) from the PN junction between the N− layer (101) and the P layer (102) does not reach the N+ layer (103) when a reverse voltage of about ½ to ⅔ of the voltage blocking capability of the diode is applied and a second condition that the depletion layer reaches the N+ layer (103) when a reverse voltage exceeding about ⅔ of the voltage blocking capability is applied. Further, the impurity concentration (specific resistance) of the N− layer (101) is set so that the electric field which acts on the depletion layer when the reverse bias voltage is set equivalent to the voltage blocking capability does not exceed the maximum field strength of silicon.
A semiconductor device comprising:
Dependencies are inferred from the claim text.