Semiconductor device having buried-type element isolation structure and method of manufacturing the same
AssigneeKabushiki Kaisha Toshiba
InventorsFumitomo Matsuoka, Kunihiro Kasai
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsFumitomo Matsuoka, Kunihiro Kasai
Estimating the term…
The present invention is a semiconductor device having an element isolation structure of STI, in which after the formation of the STI trench, a silicon nitride film is left over only on the side wall portion of the trench, to form a side wall. Further, ions are implanted from the bottom surface of the trench on which the side wall is formed, and thus a high-concentration punch-through suppression region having the same conductivity as that of the substrate (or well) and a concentration higher that the impurity concentration of the other section close to the substrate (or well), is formed selectively only in the section of the substrate (or well) which is near the bottom surface of the trench. In this manner, the punch-through suppression region can be formed only in the bottom portion of the STI in a self-alignment manner by the thickness of the side wall. With this structure, even if the STI has a shallow or fine element isolation structure, the punch-through between diffusion layers can be suppressed, and the occurrence of a junction leak between the high-concentration diffusion layer region and the well can be prevented. Therefore, a well structure of a low capacitance, which is suitable for a high-speed operation device, can be designed.
A semiconductor device having a buried-type element isolation structure, comprising:
Dependencies are inferred from the claim text.