Back to results
US 6,376,317 B1Granted
Methods for dual-gated transistors
AssigneeMicron Technology, Inc.
InventorsLeonard Forbes, Wendell P. Noble
Life of this patent
Estimating the term…
Abstract
A circuit and method for an improved inverter is provided. The present invention capitalizes on a switched source impedance to prevent subthreshold leakage current at standby in low voltage CMOS circuits. The switched source impedance is provided by dual-gated transistors. The dual gates of the transistors are biased to modify the threshold voltage of the transistors (Vt). This design provides fast switching capability for low power battery operated CMOS circuits and systems. The devices can be used in a variety of applications, digital and analog, wherever a more compact structure with low power consumption and fast response time is needed.
Claims44
A method of fabricating an inverter, the method comprising:
- forming a first transistor, the first transistor extending outwardly from a semiconductor substrate, the first transistor having an upper surface and opposing sidewall surfaces, the first transistor having a source/emitter region, a body/base region, a collector/drain region, a first gate formed on a first one of the opposing sidewall surfaces, and having a second gate formed on a second one of the opposing sidewall surfaces;
- forming a second transistor, the second transistor extending outwardly from a semiconductor substrate, the second transistor having an upper surface and opposing sidewall surfaces, the second transistor having a source/emitter region, a body/base region, a collector/drain region, a first gate formed on a first one of the opposing sidewall surfaces, and having a second gate formed on a second one of the opposing sidewall surfaces;
- forming a third transistor, the third transistor extending outwardly from a semiconductor substrate, the third transistor having an upper surface and opposing sidewall surfaces, the third transistor having a source/emitter region, a body/base region, a collector/drain region, a first gate formed on a first one of the opposing sidewall surfaces, and having a second gate formed on a second one of the opposing sidewall surfaces;
- forming a fourth transistor, the fourth transistor extending outwardly from a semiconductor substrate, the fourth transistor having an upper surface and opposing sidewall surfaces, the fourth transistor having a source/emitter region, a body/base region, a collector/drain region, a first gate formed on a first one of the opposing sidewall surfaces, and having a second gate formed on a second one of the opposing sidewall surfaces;
- forming an electrical contact between collector/drain regions of the second and third transistors to provide an output for the inverter;
- forming a gate contact, the gate contact interconnecting the transistors wherein the gate contact provides an input to the inverter;
- forming the second gate of the first transistor to couple to the first gate of the first transistor;
- and
- forming the second gate of the fourth transistor to couple to the first gate of the first transistor.
6 more elements
A method of fabricating an inverter, the method comprising:
- forming a complementary pair of transistors, the complementary pair comprising a first channel type transistor and a second channel type transistor, and wherein forming each transistor comprises:
- forming a body region formed of single crystalline semiconductor material and extending outwardly from a substrate, the body region having an upper surface and opposing sidewalls;
- forming a source/emitter region within a portion of the upper surface of the body region;
- forming a collector/drain region within a portion of the upper surface of the body region;
- forming a first gate on a first one of the opposing sidewalls;
- and
- forming a second gate on a second one of the opposing sidewalls, including coupling the second gate to the first gate;
- forming an electrical contact between collector/drain regions of the complementary pair to provide an output for the inverter;
- and
- forming a gate contact to interconnect the first gates of the complementary pair wherein the gate contact comprises an input to the inverter.
7 more elements
A method of fabricating an inverter, the method comprising:
- forming a first transistor, the first transistor extending outwardly from a semiconductor substrate, the first transistor having an upper surface and opposing sidewall surfaces, the first transistor having a source/emitter region, a body/base region, a collector/drain region, a first gate formed on a first one of the opposing sidewall surfaces, and having a second gate formed on a second one of the opposing sidewall surfaces;
- forming a second transistor, the second transistor extending outwardly from a semiconductor substrate, the second transistor having an upper surface and opposing sidewall surfaces, the second transistor having a source/emitter region, a body/base region, a collector/drain region, a first gate formed on a first one of the opposing sidewall surfaces, and having a second gate formed on a second one of the opposing sidewall surfaces;
- forming a third transistor, the third transistor extending outwardly from a semiconductor substrate, the third transistor having an upper surface and opposing sidewall surfaces, the third transistor having a source/emitter region, a body/base region, a collector/drain region, a first gate formed on a first one of the opposing sidewall surfaces, and having a second gate formed on a second one of the opposing sidewall surfaces;
- forming a fourth transistor, the fourth transistor extending outwardly from a semiconductor substrate, the fourth transistor having an upper surface and opposing sidewall surfaces, the fourth transistor having a source/emitter region, a body/base region, a collector/drain region, a first gate formed on a first one of the opposing sidewall surfaces, and having a second gate formed on a second one of the opposing sidewall surfaces;
- forming an electrical contact between collector/drain regions of the second and third transistors to provide an output for the inverter;
- forming a gate contact, the gate contact interconnecting the transistors wherein the gate contact provides an input to the inverter;
- and
- forming the second gate of the first transistor to couple to the first gate of the first transistor.
5 more elements
A method of fabricating an inverter, the method comprising:
- forming a first transistor, the first transistor extending outwardly from a semiconductor substrate, the first transistor having an upper surface and opposing sidewall surfaces, the first transistor having a source/emitter region, a body/base region, a collector/drain region, a first gate formed on a first one of the opposing sidewall surfaces, and having a second gate formed on a second one of the opposing sidewall surfaces;
- forming a second transistor, the second transistor extending outwardly from a semiconductor substrate, the second transistor having an upper surface and opposing sidewall surfaces, the second transistor having a source/emitter region, a body/base region, a collector/drain region, a first gate formed on a first one of the opposing sidewall surfaces, and having a second gate formed on a second one of the opposing sidewall surfaces;
- forming a third transistor, the third transistor extending outwardly from a semiconductor substrate, the third transistor having an upper surface and opposing sidewall surfaces, the third transistor having a source/emitter region, a body/base region, a collector/drain region, a first gate formed on a first one of the opposing sidewall surfaces, and having a second gate formed on a second one of the opposing sidewall surfaces;
- forming a fourth transistor, the fourth transistor extending outwardly from a semiconductor substrate, the fourth transistor having an upper surface and opposing sidewall surfaces, the fourth transistor having a source/emitter region, a body/base region, a collector/drain region, a first gate formed on a first one of the opposing sidewall surfaces, and having a second gate formed on a second one of the opposing sidewall surfaces;
- forming an electrical contact between collector/drain regions of the second and third transistors to provide au output for the inverter;
- forming a gate contact, the gate contact interconnecting the transistors wherein the gate contact provides an input to the inverter;
- and
- forming the second gate of the fourth transistor to couple to the first gate of the fourth transistor.
5 more elements
A method of fabricating an inverter, comprising:
- forming a first transistor with opposing side wall surfaces, a first gate formed on a first one of the opposing side wall surfaces, and a second gate formed on a second one of the opposing side wall surfaces and coupled to the first gate;
- forming a second transistor with opposing sidewall wall surfaces, a first gate formed on a first one of the opposing side wall surfaces, and a second gate formed on a second one of the opposing side wall surfaces;
- forming a third transistor with opposing sidewall wall surfaces, a first gate formed on a first one of the opposing side wall surfaces, and a second gate formed on a second one of the opposing side wall surfaces;
- forming a fourth transistor with opposing sidewall wall surfaces, a first gate formed on a first one of the opposing side wall surfaces, and a second gate formed on a second one of the opposing side wall surfaces and coupled to the first gate;
- forming an inverter input by forming a gate contact and coupling the gate contact to the first gate of each transistor;
- and
- forming an inverter output by forming an electrical contact between the second and third transistors.
4 more elements
A method of fabricating an inverter, comprising:
- forming a first channel type transistor with opposing sidewall wall surfaces, a first gate formed on a first one of the opposing side wall surfaces, and a second gate formed on a second one of the opposing side wall surfaces and coupled to the first gate;
- forming a second channel type transistor with opposing sidewall wall surfaces, a first gate formed on a first one of the opposing side wall surfaces, and a second gate formed on a second one of the opposing side wall surfaces and coupled to the first gate;
- forming an inverter input by forming a gate contact and coupling the gate contact to the first gate of each transistor;
- and
- forming an inverter output by forming an electrical contact between the first and second transistors.
2 more elements
A method of fabricating a logic circuit device, comprising:
- forming a plurality of inverters within a logic array, wherein forming each inverter includes:
- forming a first transistor with opposing side wall surfaces, a first gate formed on a first one of the opposing side wall surfaces, and a second gate formed on a second one of the opposing side wall surfaces and coupled to the first gate;
- forming a second transistor with opposing sidewall wall surfaces, a first gate formed on a first one of the opposing side wall surfaces, and a second gate formed on a second one of the opposing side wall surfaces;
- forming a third transistor with opposing sidewall wall surfaces, a first gate formed on a first one of the opposing side wall surfaces, and a second gate formed on a second one of the opposing side wall surfaces;
- forming a fourth transistor with opposing sidewall wall surfaces, a first gate formed on a first one of the opposing side wall surfaces, and a second gate formed on a second one of the opposing side wall surfaces and coupled to the first gate;
- forming an inverter input by forming a gate contact and coupling the gate contact to the first gate of each transistor;
- and
- forming an inverter output by forming an electrical contact between the second and third transistors;
- and
- forming a patternized metalization layer for selectively interconnecting inverters in the logic array to provide desired logic functions.
7 more elements
A method of fabricating a logic circuit device, comprising:
- forming a plurality of inverters within a logic array, wherein forming each inverter includes:
- forming a first channel type transistor with opposing sidewall wall surfaces, a first gate formed on a first one of the opposing side wall surfaces, and a second gate formed on a second one of the opposing side wall surfaces and coupled to the first gate;
- forming a second channel type transistor with opposing sidewall wall surfaces, a first gate formed on a first one of the opposing side wall surfaces, and a second gate formed on a second one of the opposing side wall surfaces and coupled to the first gate;
- forming an inverter input by forming a gate contact and coupling the gate contact to the first gate of each transistor;
- and
- forming an inverter output by forming an electrical contact between the first and second transistors;
- and
- forming a patternized metalization layer for selectively interconnecting inverters in the logic array to provide desired logic functions.
5 more elements
Dependencies are inferred from the claim text.