Method for forming a polysilicon node in a semiconductor device
AssigneeSamsung Electronics Co., Ltd.
InventorsWan-jae Park, Gyung-jin Min, Jeong-sic Jeon
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsWan-jae Park, Gyung-jin Min, Jeong-sic Jeon
Estimating the term…
A self-aligned contact hole is formed in a cell area of a semiconductor device, and then a polysilicon layer is formed on both the cell area and a peripheral circuit area. A first etch back process is performed using a reactant etching gas, such as Cl2 gas, having a high etching rate with respect to the polysilicon layer. This first etch back process on the polysilicon layer is stopped before exposing the top surface of a capping layer in the peripheral circuit area, thereby leaving a thin polysilicon film on the capping layer. A second etch back process is then performed to form a polysilicon node filling the self-aligned contact hole in the cell area. In the second etch back process, an etching reactant gas, such as HBr gas, is used, which has a high etching selectivity of polysilicon with respect to the capping layer.
A method for manufacturing a semiconductor device, comprising:
Dependencies are inferred from the claim text.