Electric wiring forming method with use of embedding material
AssigneeTokyo Ohka Kogyo Co., Ltd.
InventorsEtsuko Iguchi, Masakazu Kobayashi, Yasumitsu Taira
Life of this patent
Estimating the term…
Loading patent…
AssigneeTokyo Ohka Kogyo Co., Ltd.
InventorsEtsuko Iguchi, Masakazu Kobayashi, Yasumitsu Taira
Estimating the term…
A method for forming a wiring structure on a semiconductor substrate, comprising the following steps: a step for forming a low dielectric constant dielectric film and an etching stopper, sequentially, on said semiconductor substrate; a step for forming a resist mask having a pattern for forming via-holes on the etching stopper film; a step for forming via-holes on the low dielectric constant dielectric film through said resist mask; a step for filling said via-holes with an embedding material and for heating the embedding material to harden; a step for maintaining the embedding material at a predetermined thickness on the bottoms of the via-holes by performing etching back on the embedding material being heated to be harden; a step for forming a resist mask having a pattern for forming trench holes on said etching stopper film; a step for forming the trench holes on said low dielectric film constant dielectric through said resist mask, while removing the embedding material remaining on the bottoms of said via-holes; and a step for embedding metal into said trench holes and said via-holes, wherein the embedding material mainly includes a thermo-bridge forming compound therein, thereby generating no bubbles even when said embedding material is being filled into gutters having a large aspect ratio thereof.
A method for forming a wiring structure on a semiconductor substrate, comprising following steps:
A method for forming a wiring structure on a semiconductor substrate, comprising the following steps:
Dependencies are inferred from the claim text.