Methods for reducing plasma-induced charging damage
AssigneeLam Research Corporation
InventorsRoger Patrick, Stanley C. Siu, Luisarita Atzei
Life of this patent
Estimating the term…
Loading patent…
AssigneeLam Research Corporation
InventorsRoger Patrick, Stanley C. Siu, Luisarita Atzei
Estimating the term…
A method in a high density plasma chamber for protecting a semiconductor substrate from charging damage from plasma-induced current through the substrate while etching through a selected portion of a conductive layer above the substrate. The method includes performing a bulk etch at least partially through the selected portion of the conductive layer using a first power setting for a plasma generating source of the high density plasma chamber. The method further includes performing a clearing etch through the selected portion of the conductive layer using a second power setting for the plasma generating source. In accordance with this embodiment, the second power setting is substantially minimized to reduce the charging damage.
A method for protecting a semiconductor substrate from charging damage from plasma-induced current through said substrate while etching, in a plasma in a high density plasma chamber, through a selected portion of a conductive layer above said substrate, comprising:
The method of claims wherein said conductive layer is a conductive layer employed for fabricating a CMOS logic device.
A method for protecting a semiconductor substrate from charging damage while etching through a selected portion of a conductive layer above said substrate, the etching being performed in a plasma in a plasma chamber, the charging damage being formed from a plasma induced current through said substrate, comprising:
A method of etching through a conductive layer disposed underneath a mask layer and above a substrate, said method comprising:
Dependencies are inferred from the claim text.