Enhancing interface device to transport stream of parallel signals to serial signals with separate clock rate using a pin reassignment
AssigneesSony Corporation, Sony Electronics Inc.
InventorBrant L. Candelore
Life of this patent
Estimating the term…
Abstract
The present invention is a method and apparatus for enhancing interface between a host and a point of deployment (POD) module having parallel signal paths carrying parallel signals of a transport stream. The parallel signals operate at a parallel clock rate. An interface card has a serial portion to provide serial signal paths carrying serial signals between the host and the POD module. Each of the serial signals corresponds to the parallel signals. Each of the serial signals operating at a serial clock rate.
Claims23
A method to enhance interface between a host and a point of deployment (POD) module having parallel signal paths carrying parallel signals of a transport stream, the parallel signals operating at a parallel clock rate, the method comprising:
- providing serial signal paths carrying serial signals between the host and the POD module, each of the serial signals corresponding to the parallel signals, the parallel signals being mapped into the serial signal paths using a pin re-assignment, each of the serial signals operating at a serial clock rate.
- 2.The method of claim 1 further comprising:
- providing a memory access between the host and the POD module.
The method of claim 2 wherein providing the memory access comprises establishing a serial transfer mode between the host and the POD module.
An interface card to enhance interface between a host and a point of deployment (POD) module having parallel signal paths carrying parallel signals of a transport stream, the parallel signals operating at a parallel clock rate, the interface card comprising:
- a serial portion to provide serial signal paths carrying serial signals between the host and the POD module, each of the serial signals corresponding to the parallel signals, the parallel signals being mapped into the serial signal paths using a pin re-assignment, each of the serial signals operating at a serial clock rate.
A system comprising:
- a host;
- a point of deployment (POD) module coupled to the host to transfer a transport stream;
- and
- an interface card coupled to the host and the POD module to enhance interface between the host and the point of deployment (POD) module having parallel signal paths carrying parallel signals of the transport stream, the parallel signals operating at a parallel clock rate, the interface card comprising:
- a serial portion to provide serial signal paths carrying serial signals between the host and the POD module, each of the serial signals corresponding to the parallel signals, the parallel signals being mapped into the serial signal paths using a pin re-assignment, each of the serial signals operating at a serial clock rate.
Dependencies are inferred from the claim text.