Data processing apparatus having DRAM incorporated therein
AssigneeHitachi, Ltd.
InventorsKazushige Yamagishi, Jun Sato, Takashi Miyamoto
Life of this patent
Estimating the term…
Loading patent…
AssigneeHitachi, Ltd.
InventorsKazushige Yamagishi, Jun Sato, Takashi Miyamoto
Estimating the term…
The present invention can be introduced to an architecture such as a personal computer or an amusement equipment for realizing a high-speed graphic processing. In the case where a frame buffer, a command memory and an image processor are integrated in one chip in order to improve the drawing performance of an image processing device, each of the frame buffer and the command memory is constructed by a plurality of identical memory modules and the same row address is allotted to each memory module, thereby increasing the memory address depth. Thereby, it is possible to realize an incorporated frame buffer and an incorporated command memory each of which has a large capacity when seen from the image processor.
A semiconductor integrated device comprising on one semiconductor substrate an image processor in which logic circuits, a display controller and a change-over switch are integrated and an image memory in which drawing information is stored, wherein:
Dependencies are inferred from the claim text.