Semiconductor device having multilayer interconnection structure and method for manufacturing the same
AssigneeDenso Corporation
InventorsShoji Miura, Satoshi Shiraki, Hajime Soga
Life of this patent
Estimating the term…
Loading patent…
AssigneeDenso Corporation
InventorsShoji Miura, Satoshi Shiraki, Hajime Soga
Estimating the term…
After an insulating layer made of BPSG is formed on a diffusion layer, a contact hole is formed to expose the diffusion layer. Then, a first aluminum layer is formed in the contact hole. Then, first and second TEOS layers are formed. Thereafter, a thin film resistor is formed on the second TEOS layer by photo-lithography and etching treatments. In this process, the other parts are covered with the second TEOS layer to prevent being damaged. As a result, occurrence of a leak current at the diffusion layer and the like can be prevented. Further, a third TEOS layer is formed on the thin film resistor, and then a second aluminum layer is formed to be electrically connected to the thin film resistor through a contact hole by an ECR dry etching treatment. In this etching treatment, the thin film resistor is not damaged due to the third TEOS layer.
A method for manufacturing a semiconductor device including a thin film resistor, the method comprising:
Dependencies are inferred from the claim text.