Fabrication process for reduced area storage node junction
AssigneeMicron Technology, Inc.
InventorFernando Gonzalez
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorFernando Gonzalez
Estimating the term…
An improved storage node junction between a doped active area in a semiconductor substrate and an overlying layer of polysilicon, such as the storage node junction in a DRAM memory cell. The area and perimeter of the storage node junction is significantly reduced and the junction is moved away from the adjacent isolation structure. An exemplary semiconductor device incorporating the new junction includes a storage node junction between a conductive polysilicon layer and an active area on a semiconductor substrate, the substrate having been subjected to LOCOS steps to create active areas bounded by a region of field oxide. An insulated gate electrode is formed over an active area on the substrate, which has been doped to a first conductivity type. A contact region comprising a portion of the active area extends laterally between one side of the gate electrode and the field oxide region. The contact region has a first segment adjacent to the gate electrode and a second segment interposed between the first segment and the field oxide region. The first segment is thereby isolated from the field oxide region by the second segment. The first segment is doped to a second conductivity type. A layer of storage polysilicon is formed in electrical contact with the first segment of the contact region but not the second segment of the contact region. The storage polysilicon is isolated from the field oxide through an insulating layer interposed between the storage polysilicon and the second segment of the contact region.
A process for making a semiconductor device, comprising:
A process for making a semiconductor device having a junction between a polysilicon conductor and a substrate, the process comprising the steps of:
A process for making a semiconductor device, comprising:
A process for making a semiconductor device having a junction between a polysilicon conductor and a substrate, the process comprising the steps of:
Dependencies are inferred from the claim text.