Noise reduction method for a semiconductor device
AssigneeNEC Corporation
InventorKazuhiro Chiba
Life of this patent
Estimating the term…
Loading patent…
AssigneeNEC Corporation
InventorKazuhiro Chiba
Estimating the term…
A 1/f noise coefficient characteristic with respect to an operating point of a semiconductor device is measured, and a control voltage corresponding to an operating point of the semiconductor device with which the 1/f noise coefficient is minimized is applied to a MOSFET. Further, using a MOSFET which has known element dimensions, a relationship of a 1/f noise coefficient to a channel area is calculated, and the resistance value of the MOSFET is calculated using the channel width and the channel length as well as a constant peculiar to the MOSFET. Then, the 1/f noise coefficient of the semiconductor device is calculated using the 1/f noise coefficient with respect to the channel area of the MOSFET and the resistance value, and the channel width and the channel length of the MOSFET are set so that the 1/f noise coefficient of the semiconductor device may be minimized.
A noise reduction method for a semiconductor device for suppressing a noise component of a semiconductor device which includes an element having an impedance and a MOSFET circuit which includes at least one MOSFET, comprising the steps of:
A noise reduction method for a semiconductor device for suppressing a noise component of a semiconductor device which includes an element having an impedance and a MOSFET circuit which includes at least one MOSFET, comprising the steps of:
Dependencies are inferred from the claim text.