Method of fabricating node contact hole
AssigneeUnited Microelectronics Corp.
InventorsKing-Lung Wu, Chuan-Fu Wang
Life of this patent
Estimating the term…
Loading patent…
AssigneeUnited Microelectronics Corp.
InventorsKing-Lung Wu, Chuan-Fu Wang
Estimating the term…
A method of fabricating a node contact hole is disclosed. The fabrication includes the steps as follows. At first, the first interpoly dielectric (IPD1) layer is formed over the semiconductor substrate. The landing pad is formed in the first interpoly dielectric layer. The polycide bit line is formed on the first interpoly dielectric layer. Afterwards, the second interpoly dielectric (IPD2) layer is formed over the first interpoly dielectric layer. Next, the defined photoresist layer is formed on the second interpoly dielectric layer, then using reflow and curing processes to form the heated photoresist layer. Afterwards, a portion of the second interpoly dielectric layer is firstly etched, using the heated photoresist layer as a mask. The depth is formed in the second interpoly dielectric layer. Then the heated photoresist layer is removed. Next, in order to the silicon nitride layer and the polysilicon layer are deposited over the second interpoly dielectric layer. Then, the polysilicon layer is etched back to expose the silicon nitride layer. Afterwards, a portion of the second interpoly dielectric layer is secondly etched to expose the land pad. Next, in order to the polysilicon layer and the silicon nitride layer are removed over the second interpoly dielectric layer. The node contact hole is formed in the second interpoly dielectric layer.
A method of fabricating a node contact hole on a semiconductor substrate, said method comprising:
A method of fabricating a node contact hole on a semiconductor substrate, said method comprising:
Dependencies are inferred from the claim text.