Tray for semiconductor integrated circuit devices
AssigneeMitsubishi Engineering-Plastics Corporation
InventorsNorio Narazaki, Yutaka Shiraishi, Osamu Kakinoki
Life of this patent
Estimating the term…
Loading patent…
AssigneeMitsubishi Engineering-Plastics Corporation
InventorsNorio Narazaki, Yutaka Shiraishi, Osamu Kakinoki
Estimating the term…
A tray for semiconductor integrated circuit devices, including a plurality of first partition walls extending in a first direction, a plurality of second partition walls extending in a second direction at right angles with the first direction, and circumferential frame portions connecting end portions of the first and second partition walls. The regions surrounded by the first partition walls and the second partition walls constitute seating portions for seating semiconductor integrated circuit devices. The first partition walls are disposed such that one first partition wall is disposed between two rows of the seating portions which are adjacent to each other in the second direction. The second partition walls are disposed such that two second partition walls are disposed between two rows of the seating portions which are adjacent to each other in the first direction, and opening portions are formed between the two second partition walls.
A tray for semiconductor integrated circuit devices, said tray comprising:
A tray for semiconductor integrated circuit devices, said tray comprising:
Dependencies are inferred from the claim text.