Method for fabricating a capacitor
AssigneeSiemens Aktiengesellschaft
InventorsGerhard Beitel, Elke Fritsch, Hermann Wendt
Life of this patent
Estimating the term…
Abstract
A method for fabricating a capacitor includes the formation of a self-aligned and essentially amorphous passivation edge web. The passivation edge web is formed in the course of a BST vapor phase deposition after prior etching of the lower metal electrode and of the barrier layer, the TEOS layer situated under the barrier layer being attacked by said etching. By means of targeted material redeposition on the side walls of the lower electrode and of the barrier layer, the passivation edge web is subsequently formed from this material deposition.
Claims12
A method for fabricating a capacitor, which comprises the following steps:
- providing a substrate with a silicon-containing oxide layer formed from a material selected from the group consisting of TEOS and silicon nitride;
- providing a barrier layer on the oxide layer, and an electrode layer on the barrier layer;
- performing an etching process including etching, region by region, the electrode layer and the barrier layer, for forming at least one electrode of a capacitor;
- during the etching process allowing the oxide layer underneath the barrier layer to be attacked up to a predetermined degree and allowing etching residues from the barrier layer to be formed at least in an edge region of the barrier layer;
- CVD-depositing at least one metal in an oxidizing atmosphere and at a given deposition temperature to form a metal oxide layer, and thereby producing in situ a substantially amorphous passivation edge web from the etching residues and the at least one metal, in the course of the CVD deposition, laterally of the barrier layer between the barrier layer and the metal oxide layer.
Dependencies are inferred from the claim text.