Semiconductor failure analysis system
AssigneeHitachi, Ltd.
InventorsKazuko Ishihara, Seiji Ishikawa, Masao Sakata, Isao Miyazaki, Yoshiyuki Miyamoto, Jun Nakazato
Life of this patent
Estimating the term…
Loading patent…
AssigneeHitachi, Ltd.
InventorsKazuko Ishihara, Seiji Ishikawa, Masao Sakata, Isao Miyazaki, Yoshiyuki Miyamoto, Jun Nakazato
Estimating the term…
A semiconductor failure analysis system which includes a failure information collection unit for collecting, by bit, failure information concerned with a failure of a semiconductor, an inspection unit for examining relations between various types of inspection data obtained by inspection of the semiconductor and for examining relations between said inspection data and the failure information, a storage unit for storing information concerned with design of said semiconductor, an analysis unit for analyzing the failure information on the basis of output information output from the failure information collection unit, output information output from the inspection unit and design information stored in the storage unit, a display unit for displaying at least one of the result of analysis output from the analysis unit and the failure information, a failure cause estimation unit for estimating a cause of said failure information, and an unit for feeding the estimated cause of said failure information back to a process in which the failure has occurred.
A semiconductor failure analysis system comprising:
A semiconductor failure analysis system comprising:
A data processing apparatus comprising:
A semiconductor failure analysis method comprising the steps of:
Dependencies are inferred from the claim text.