Method of fabricating dual gate
AssigneeUnited Microelectronics Corp.
InventorsTung-Po Chen, Yung-Chang Lin
Life of this patent
Estimating the term…
Loading patent…
AssigneeUnited Microelectronics Corp.
InventorsTung-Po Chen, Yung-Chang Lin
Estimating the term…
A method of fabricating a dual gate. A first conductive type region and a second conductive type region isolated by an isolation structure is provided. A polysilicon layer is formed on the first and the second conductive type regions. A diffusion layer containing second type conductive ions is formed on a second part of the polysilicon layer which covers the second conductive type region. First conductive ions are implanted into a part of the first conductive region which covers the first conductive type region. A first thermal process is performed. A metal layer is formed, and a second thermal process is performed, so that the metal layer is transformed into a metal silicide layer. A dielectric layer is formed on the metal layer. The dielectric layer, the metal silicide layer, diffusion layer, and the polysilicon layer are patterned to form a dual gate.
A method of fabricating a dual gate, comprising:
A method of fabricating a dual gate, comprising:
Dependencies are inferred from the claim text.