Method of fabricating a flash memory
AssigneeWorldwide Semiconductor Manufacturing Corp.
InventorsLing-Sung Wang, Jyh-Ren Wu
Life of this patent
Estimating the term…
Loading patent…
AssigneeWorldwide Semiconductor Manufacturing Corp.
InventorsLing-Sung Wang, Jyh-Ren Wu
Estimating the term…
The invention describes a method of fabricating an integrated circuit used to prevent undercutting of an oxide layer due to wet etching. A semiconductor substrate has a gate formed thereon. A conformal oxide layer is formed to cover the gate. Then, a nitrogen ion implantation process is performed to introduce nitrogen ions into the surface of the conformal oxide layer. A high temperature thermal oxidation is performed in order to form Si--N bonds, that is, the nitrogen ions bonding with the silicon atoms of the conformal oxide layer, or to form Si--ON bonds, that is, the nitrogen ions bonding with the oxygen atoms of the conformal oxide layer. A dielectric layer, which covers the conformal oxide layer, is formed. Thereafter, the dielectric layer is etched back to form spacers on the sidewalls of the gate. A wet etching process is performed to remove a part of the conformal oxide layer exposed by the spacers.
A method of fabricating a split gate flash memory cell, comprising the steps of:
A method fabricating a hardened conformal oxide layer covering a gate structure of a split gate flash memory cell, comprising:
A method of fabricating an integrated circuit, comprising the steps of:
Dependencies are inferred from the claim text.