US 6,087,923 AGranted

Low capacitance chip varistor and fabrication method thereof

AssigneeCeratech Corporation

InventorsByeung Joon Ahn, Yong Joo Kim

Life of this patent

Estimating the term…

Loading patent…

Abstract

A low capacitance chip varistor and a fabrication method thereof are described, which are capable of protecting the electronic elements of an electronic instrument from an external and internal surge and being well applicable to an electronic element which requires a low capacitance, and the low capacitance chip varistor includes at least one sheet support layer formed of a member having a low dielectric constant, a varistor layer including at least more than one varistor coating layer formed on the support layer, at least more than two internal electrode folded with a predetermined portion of the varistor layer to be connected with the varistor layer, one end of each of which is extended from a lateral surface of the support layer, and a pair of integrally formed external electrodes formed on a lateral surface of a varistor stack member integrally formed of the support layer, the varistor layer and the internal electrodes to be connected with one end portion of each internal electrode.

Claims5

Dependent claims

A low capacitance chip varistor having a capacitance lower than 10 pF, comprising:

at least one sheet type first support layer formed of a member having a low dielectric constant;
a varitor layer including a plurality of varistor coating layers formed on the first support layer;
a second support layer enclosing the varistor layer and having lateral surfaces separated from the varistor layer;
a plurality of first internal electrodes connected with the varistor layer, one end of each of which extends from the respective lateral surface of the second support layer;
and
a pair of integrally formed external electrodes formed on the lateral surfaces of said second support layer, the varistor layer being connected with another end portion of the first internal electrodes, the plurality of varistor coating layers being spaced from one another on the first support layer in a direction extending between the pair of external electrodes and second internal electrodes embedded within the support layers connecting said spaced plurality of varister coating layers to one another, at least two varistor coating layers connected only by one of the second internal electrodes.

3 more elements

Dependencies are inferred from the claim text.