Back to results
US 6,064,249 AGranted
Lateral DMOS design for ESD protection
AssigneeTexas Instruments Incorporated
InventorsCharvaka Duvvury, Fred Carvajal, David Briggs
Life of this patent
Estimating the term…
Abstract
A LDMOS having improved ESD reliability and a method for designing such a LDMOS. A higher gate clamp voltage and/or minimized drain clamp voltage is used to maximize the ESD performance of the LDMOS. Given a set of design parameters, one or more of the gate clamp voltage, drain clamp voltage, or size of the LDMOS are optimized to meet the design parameters while achieving the optimum ESD performance.
Claims17
An output circuit comprising:
- a lateral DMOS transistor connected between a pad and a source potential;
- a drain clamp comprising one or more Zener diodes, said drain clamp connected between said pad and a gate of said lateral DMOS transistor;
- a gate clamp comprising one or more Zener diodes, said gate clamp connected between said gate and said source potential;
- wherein a gate clamp voltage level of said gate clamp is close to but less than a gate oxide breakdown voltage and wherein the sum of said gate clamp voltage level and a drain clamp voltage level is less than a bipolar breakdown voltage of said lateral DMOS transistor.
1 more element
An output circuit comprising:
- a lateral DMOS transistor connected between a pad and a source potential;
- a drain clamp comprising one or more Zener diodes, said drain clamp connected between said pad and a gate of said lateral DMOS transistor;
- a gate clamp comprising one or more Zener diodes for a gate clamp voltage level in the range of 12-20 volts, said gate clamp connected between said gate and said source potential;
- wherein given a desired human body model protection level (ESD-HBM) and any two of the following three parameters:
- LDMOS width (W), drain clamp voltage level (Vd), and gate clamp voltage level(Vg), the third of said three parameters is determined using the following equation:
- V(ESD-HBM).ltoreq.[0.5W(Vg-Vt) 2]/[(1+0.1(Vg-Vt))Vd].
3 more elements
An output circuit comprising:
- a lateral DMOS transistor connected between a pad and a source potential;
- a drain clamp comprising one or more Zener diodes, said drain clamp connected between said pad and a gate of said lateral DMOS transistor;
- a gate clamp comprising one or more Zener diodes, said gate clamp connected between said gate and said source potential;
- wherein a gate clamp voltage level is selected in a range of less than gate oxide breakdown voltage of said lateral DMOS transistor and above this range;
- no significant further increase in drain current is obtained during normal operation.
2 more elements
Dependencies are inferred from the claim text.