Semiconductor diode with depleted polysilicon gate structure and method
AssigneeInternational Business Machines Corporation
InventorsSteven H. Voldman, Robert J. Gauthier, Jr., Jeffrey S. Brown
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsSteven H. Voldman, Robert J. Gauthier, Jr., Jeffrey S. Brown
Estimating the term…
A high voltage tolerant diode structure for mixed-voltage, and mixed signal and analog/digital applications. The preferred silicon diode includes a polysilicon gate structure on at least one dielectric film layer on a semiconductor (silicon) layer or body. A well or an implanted area is formed in a bulk semiconductor substrate or in a surface silicon layer on an SOI wafer. Voltage applied to the polysilicon gate film, electrically depletes it, reducing voltage stress across the dielectric film. An intrinsic polysilicon film may be counter-doped, implanted with a low doped implantation, implanted with a low doped source/drain implant, or with a low doped MOSFET LDD or extension implant. Alternatively, a block mask may be formed over the gate structure when defining the depleted-polysilicon gate silicon diode to form low series resistance diode implants, preventing over-doping the film. Optionally, a hybrid photoresist method mey be used to form higher doped edge implants in the silicon to reduce diode series resistance without a block mask.
A semiconductor chip comprising:
Dependencies are inferred from the claim text.