Semiconductor devices having amorphous silicon antifuse structures
AssigneeVLSI Technology, Inc.
InventorMartin Harold Manley
Life of this patent
Estimating the term…
Loading patent…
AssigneeVLSI Technology, Inc.
InventorMartin Harold Manley
Estimating the term…
Disclosed is an apparatus and method for manufacturing antifuse structures on topographically varying silicon substrates. The antifuse structures are intelligently formed over topographically lower silicon substrate regions such that subsequent via hole etching processes do not over-etch underlying antifuse structures. Also discloses an apparatus and method for designing dummy metallization and polysilicon features in close proximity to antifuse structures such that subsequently deposited dielectric materials are induced to form thicker dielectric layers over antifuse structures. Advantageously, subsequent via hole etching does not substantially remove antifuse structure materials with may cause detrimental ionic contamination or antifuse infant mortality. In this manner, standard via hole etching techniques may be implemented for all inter-layer via holes without concern the concern of over-etching sensitive underlying devices.
An integrated circuit device, comprising:
Dependencies are inferred from the claim text.