Wafer of semiconductor material for fabricating integrated devices, and process for its fabrication
AssigneeSGS-Thomson Microelectronics S.A.
InventorsBruno Murari, Flavio Villa, Ubaldo Mastromatteo
Life of this patent
Estimating the term…
Loading patent…
AssigneeSGS-Thomson Microelectronics S.A.
InventorsBruno Murari, Flavio Villa, Ubaldo Mastromatteo
Estimating the term…
A wafer of semiconductor material for fabricating integrated devices, including a stack of superimposed layers including first and second monocrystalline silicon layers separated by an intermediate insulating layer made of a material selected from the group comprising silicon carbide, silicon nitride and ceramic materials. An oxide bond layer is provided between the intermediate layer and the second silicon layer. The wafer is fabricated by forming the intermediate insulating layer on the first silicon layer in a heated vacuum chamber; depositing the oxide layer; and superimposing the second silicon layer. When the stack of silicon, insulating material, oxide and silicon layers is heat treated, the oxide reacts so as to bond the insulating layer to the second silicon layer. As a ceramic material beryllium oxide, aluminium nitride, boron nitride and alumina may be used.
A wafer of semiconductor material for fabricating integrated devices having a stack of superimposed layers, said wafer comprising:
A substrate for integrated devices formed from a wafer, said wafer comprising:
Dependencies are inferred from the claim text.