Low power programmable fuse structures
AssigneeVLSI Technology, Inc.
InventorsHarlan Lee Sur, Jr., Subhas Bothra, Xi-Wei Lin, Martin H. Manley, Robert Payne
Life of this patent
Estimating the term…
Loading patent…
AssigneeVLSI Technology, Inc.
InventorsHarlan Lee Sur, Jr., Subhas Bothra, Xi-Wei Lin, Martin H. Manley, Robert Payne
Estimating the term…
Disclosed is a semiconductor fuse structure having a low power programming threshold and anti-reverse engineering characteristics. The fuse structure includes a substrate having a field oxide region. A polysilicon strip that has an increased dopant concentration region lies over the field oxide region. The fuse structure further includes a silicided metallization layer having first and second regions lying over the polysilicon strip. The first region has a first thickness, and the second region has a second thickness that is less than the first thickness and is positioned substantially over the increased dopant concentration region of the polysilicon strip. Preferably, the first region of the silicided metallization layer has a first side and a second side located on opposite sides of the second region, and the resulting fuse structure is substantially rectangular in shape. Therefore, the semiconductor fuse structure can be programmed by breaking the second region.
A semiconductor fuse structure having a low power programming threshold, comprising:
A bi-layer semiconductor fuse structure, comprising:
A bi-layer semiconductor fuse structure, comprising:
A bi-layer semiconductor fuse structure, comprising:
Dependencies are inferred from the claim text.