Process fabricating semiconductor device having two ion-implantations carried out by using a shared photo-resist mask
AssigneeNEC Corporation
InventorMasao Kunitou
Life of this patent
Estimating the term…
Loading patent…
AssigneeNEC Corporation
InventorMasao Kunitou
Estimating the term…
A semiconductor read only memory device has a p-type contact region nested in a p-type drain region of a p-channel type field effect transistor and formed through a first ion-implantation of boron through a first opening of a photo-resist mask and a first contact hole of an inter-level insulating layer under a first acceleration energy too small to penetrate the inter-level insulating layer and a channel region of a memory transistor formed in a p-type well and formed through a second ion-implantation of phosphorous through a second opening of the photo-resist mask and the inter-level insulating layer under a second acceleration energy too large to stop the phosphorous in the p-type drain region so that the photo-resist mask is shared between the two ion-implantations.
A process of fabricating a semiconductor device, comprising the steps of:
Dependencies are inferred from the claim text.