Method of manufacturing a super conduction field effect transistor
AssigneeElectronics and Telecommunications Research Institute
InventorsJeong Dae Suh, Gun Yong Sung
Life of this patent
Estimating the term…
Loading patent…
AssigneeElectronics and Telecommunications Research Institute
InventorsJeong Dae Suh, Gun Yong Sung
Estimating the term…
A method of manufacturing super conduction field effect transistor having a bi-crystal boundary junction is disclosed. According to the present invention, it is constituted such that on a SrTiO.sub.3 bi-crystal substrate, a bi-crystal super conductive thin films for source and drain electrode having a compound of YBa.sub.2 Cu.sub.3 O.sub.7-x, a non-super conductive oxide layer having a compound of PrBa.sub.2 Cu.sub.3 O.sub.7-x interposed between the bi-crystal super conductive thin films for source and drain electrode and the SrTiO.sub.3 bi-crystal substrate, a boundary channel interposed therebetween, a amorphous insulating layer for gate electrode having a compound of SrTiO.sub.3 deposited on a portion between the bi-crystal super conductive thin films for source and drain electrode above the boundary channel, metal pads for electrode, respectively, formed on the bi-crystal super conductive thin films for source and drain electrode and the amorphous insulating layer for gate electrode are sequentially formed.
A method for manufacturing a field effect transistor having a bi-crystal boundary junction comprising the steps of:
A method for manufacturing a field effect transistor having a bi-crystal boundary junction comprising:
Dependencies are inferred from the claim text.