Semiconductor device with superlattice-structured graded buffer layer and fabrication method thereof
AssigneeNEC Corporation
InventorTatsuo Nakayama
Life of this patent
Estimating the term…
Loading patent…
AssigneeNEC Corporation
InventorTatsuo Nakayama
Estimating the term…
A semiconductor device that enables to prevent the electron transport property of a semiconductor active layer from degrading even if a semiconductor compositionally-graded buffer layer is used. This device contains a semiconductor substrate, a semiconductor active layer lattice-mismatched with the substrate, and a semiconductor compositionally-graded buffer layer formed between the substrate and the active layer. The compositionally-graded buffer layer has a semiconductor superlattice structure including first semiconductor sublayers and second semiconductor sublayers that are alternately stacked in a direction perpendicular to the substrate. Each of the first sublayers is made of a first semiconductor material. Each of the second sublayers is made of a second semiconductor material different in composition from the first semiconductor material. The lattice constant of the first and second sublayers decreases or increases stepwise from a side near the substrate and the other side near the active layer. The lattice constant of any one of the second sublayers may be larger than that of an adjacent one of the first sublayers and is smaller than that of another adjacent one of the first sublayers.
A semiconductor device comprising:
A fabrication method of a semiconductor device comprising the steps of:
A semiconductor transistor comprising:
Dependencies are inferred from the claim text.