Loading patent…
AssigneeAtmel Corporation
InventorsIngrid Verbauwhede, Gerhard Fettweis
Estimating the term…
A digital signal processing system and method for executing instructions with decode, read, execute, and write pipeline cycles. In the decode cycle, control signals are generated which determine addresses which in turn determine memory locations from which data are to be read and to which processed data are to be written. The system includes a program control unit for processing a sequence of instructions and controlling system operation, a memory, a data processing unit, and a dedicated bus for writing processed data from the data processing unit to the memory. By using a dedicated write bus, the system avoids bus contention in a five stage pipeline operation involving fetch, decode, read, execute, and write operations. A post shift unit connected along the write bus shifts data values that have been output from the data processing unit before they are written to the memory. The system also executes instructions in a pipelined manner, in which addresses for reads from a memory are asserted on an address bus in one pipeline cycle and addresses for writes to the memory are asserted on the address bus in a different pipeline cycle.
A method for controlling operation of a digital signal processing system for executing instructions in a pipelined manner to process data, said system including a memory, said method including the steps of:
A method for controlling operation of a digital signal processing system for executing instructions in a pipelined manner to process data, said system including a memory and an address bus, said method including the steps of:
A digital signal processing system for executing instructions in a pipelined manner to process data, said system including:
A digital signal processing system, for executing instructions in a pipelined manner to process data, said system including:
Dependencies are inferred from the claim text.