Method and device for the transmission of data on a bus
AssigneeU.S. Philips Corporation
InventorJean-Pierre Hermer
Life of this patent
Estimating the term…
Abstract
With a two-wire bus, the method is to be used in a system which comprises only a master and a slave. Before generating a "start" signal of the customary type, the master requesting the dialog pulls the clock wire to zero for a period which is limited but long enough (2-3), for example more than 1 mS, and also pulls the data wire to zero. The slave responds by pulling the clock wire to zero (5) for a period of time of the same order of magnitude, after which the master resets the data wire (6) and initiates a customary start procedure (7). In the case where the slave requests the dialog, only the clock wire is pulled to zero during the first phase.
Claims6
A method for the transmission of data with the help of a two-wire bus, carried out in a device comprising:
- a master station which enables control of the transmission and reception of data and comprises a data terminal and a clock terminal,
- a slave station which enables the transmission and reception of data and comprises a data terminal and a clock terminal,
- a data wire which interconnects the data terminals of the stations,
- a clock wire which interconnects the clock terminals of the stations,
- means for maintaining the bus wires at a first voltage level in the absence of forcing by the stations,
- each of the stations being capable of forcing one of the bus wires to a second voltage level, and the master station being capable of producing a start signal, which indicates that it is ready to control the transmission of data, characterized in that before the production of a start signal the master station
- forces its clock terminal and subsequently its data terminal to the second voltage level,
- subsequently maintains its clock terminal at the second voltage level for a predetermined first period of time after which it allows it to return to the first level
- the slave station
- tests whether its clock terminal and its data terminal are at the second voltage level, and in that case
- detects subsequently whether its clock terminal returns to the fast voltage level,
- and then forces its clock terminal to the second voltage level for a predetermined second period of time, after which it allows it to return to the first level,
- and during this period the master station
- tests whether its clock terminal is maintained at the second voltage level during said second predetermined period of time and if it subsequently returns to the first level,
- and then allows its data terminal to return to the first level, and said start signal is then generated.
A device for the transmission of data with the help of a bus, comprising:
- a master station which comprises a microprocessor which enables control of the transmission and reception of data and comprises a data terminal and a clock terminal,
- a slave station which comprises a microprocessor which enables the transmission and reception of data and comprises a data terminal and a clock terminal,
- a data wire which interconnects the data terminals of the stations,
- a clock wire which interconnects the clock terminals of the stations,
- means for maintaining the bus wires at a first voltage level in the absence of forcing by the stations,
- means in each station for forcing one of the bus wires to a second voltage level, and
- means in the master station for producing a start signal which indicates that it is ready to control the transmission data,
- characterized in that
- in order to generate a dialog request signal, the microprocessor of the master station comprises software means
- for forcing its clock terminal and subsequently its data terminal to the second voltage level,
- for subsequently maintaining its clock terminal at the second voltage level during a predetermined first period of time, and subsequently allowing it to return to the first level,
- in order to respond to a dialog request signal from the master, the microprocessor of the slave station comprises software means
- for testing whether if its clock terminal and its data terminal are at the second voltage level,
- for detecting that its clock terminal is returned to the first voltage level after having detected that it was at the second voltage level,
- and for then forcing its clock terminal to the second voltage level during a second predetermined period of time, and subsequently allowing it to return to the first level,
- the microprocessor of the master station comprises also software means
- for detecting, after having generated the dialog request signal, that its clock terminal is maintained at the second voltage level during said second predetermined period of time and that it subsequently returns to the first level,
- and for then allowing its data terminal to return to the first level, after which said start signal is generated.
Dependencies are inferred from the claim text.