Dual bus computer architecture utilizing distributed arbitrators and method of using same
AssigneeEMC Corporation
InventorsMoshe Yanai, Natan Vishlitzky, Bruno Alterescu, Daniel Castel
Life of this patent
Estimating the term…
Loading patent…
AssigneeEMC Corporation
InventorsMoshe Yanai, Natan Vishlitzky, Bruno Alterescu, Daniel Castel
Estimating the term…
A dual bus architecture for a computer system including a number of computer system devices and a number of computer system resources. Each of the computer system devices and computer system resources are coupled by first and second communication busses. First and second bus arbitrators provide bus arbitration functions allowing first and second computer system devices to access first and second computer system resources simultaneously. A method of accessing a number of computer system resources by a number of computer system devices coupled by a dual bus architecture is also provided.
A computer system, comprising:
A method of accessing a plurality of computer system resources coupled to first and second communication busses, by a plurality of computer system devices coupled to said first and second communication busses comprising the steps of:
A multi-bus computer system, comprising:
An apparatus for providing access to a plurality of computer system resources by a plurality of computer system devices comprising:
An apparatus for providing access to a plurality of computer system resources by a plurality of requesting devices comprising:
Dependencies are inferred from the claim text.