Digital receiver using equalization and block decoding with erasure and error correction
AssigneeLSI Logic Corporation
InventorsDaniel A. Luthi, Ravi Bhaskaran, Dojun Rhee, Advait M. Mogre
Life of this patent
Estimating the term…
Loading patent…
AssigneeLSI Logic Corporation
InventorsDaniel A. Luthi, Ravi Bhaskaran, Dojun Rhee, Advait M. Mogre
Estimating the term…
A communications receiver system is presented for detecting burst errors and providing erasure information to the block decoder (outer decoder), thereby effectively doubling the conventional correction capability of the block decoder with only a minimal increase in complexity. In one embodiment, this mechanism takes the form of a circuit which re-encodes the output of the inner decoder, compares it with the received sequence of code symbols, and flags a portion of the inner decoder output for erasure when an excessive number of code symbol errors are detected. In a second embodiment, this mechanism takes the form of a circuit which makes hard symbol decisions on the channel signal, compares the hard decisions to the channel signal to determine a noise level, and thereafter flags the channel output in regions with excessive noise levels.
A communications system comprising:
An apparatus for detecting errors within a decoded sequence of symbols, comprising:
Dependencies are inferred from the claim text.