Semiconductor memory device
AssigneeSharp Kabushiki Kaisha
InventorKatsuji Tanaka
Life of this patent
Estimating the term…
Loading patent…
AssigneeSharp Kabushiki Kaisha
InventorKatsuji Tanaka
Estimating the term…
An object of the invention is to vary data width by changing over the readout mode, to change over the number of operating sense amplifiers in order to minimize the readout current, and to reduce the power consumption. A switch circuit operates only half of sense amplifiers by a first EN1 signal when the output data width is set at 8 bits by data width control signal BYTE. At this time, other sense amplifiers are not put in action, and hence the power consumption is saved. When the external output is 16 bits, all sense amplifiers are put in operation. Besides, in the case of internal readout operation such as verification by internal state signal RUN, all sense amplifiers are operated to perform an efficient high speed operation.
A semiconductor memory device having a number of sense amplifiers and a number of memory elements arranged in an array having a width equal to a predetermined maximum number of bits, the number of sense amplifiers equal to the predetermined maximum number, said sense amplifiers coupled to said memory elements, said memory device comprising:
Dependencies are inferred from the claim text.