Dynamic 1-of-2.sup.N logic encoding
AssigneeHewlett-Packard Company
InventorRobert H. Miller
Life of this patent
Estimating the term…
Loading patent…
AssigneeHewlett-Packard Company
InventorRobert H. Miller
Estimating the term…
A system of encoding a plurality of logic paths. A number of logic paths are subdivided into groups of N, N being greater than one. Each group of N logic paths is encoded such that an assertion of a given combination of the N logic paths results in a predetermined one out of 2.sup.N signal lines being asserted. Simultaneous assertion of more than one of the 2.sup.N signal lines is defined as an invalid state. A simultaneous non-assertion of all of the 2.sup.N signal lines enables precharging of the signal lines for dynamic operation. 1-of-2.sup.N encoding enables transmission of N variables by firing one out of N wires (rather than every wire, as in static logic, or one out of two wires, as in mousetrap logic). Signal degradation due to noise and coupling is reduced. In a multiplexer, 1-of-2.sup.N encoding reduces the load on the multiplexer's shift lines. Several 1-of-2.sup.N encoded multiplexers may be interconnected to form a self-timed dynamic shift register comprising one or more stages of tiered multiplexers. 1-of-2.sup.N encoding enables closer wire routings within such a shift register. Furthermore, 1-of-2.sup.N encoding can reduce the number of multiplexers required to implement a shift function.
A method of encoding a plurality of logic paths, the method comprising the steps of:
A self-timed dynamic shift register comprising one or more stages of tiered multiplexers coupled to perform a shift function, each of said multiplexers comprising a plurality of data inputs and shift amount inputs, wherein various of said inputs comprise groups of 2.sup.N signal wires, N being an integer greater than one which is equal to a number of variables encoded in 1-of-2.sup.N format on a group of 2.sup.N signal wires.
A multiplexer comprising a plurality of data inputs and shift amount inputs, each input comprising a group of 2.sup.N signal wires, N being an integer greater than one which is equal to a number of variables encoded in 1-of-2.sup.N format on a group of 2.sup.N signal wires.
Dependencies are inferred from the claim text.