Radio communication system in which base station transmits signal indicating whether or not message is valid to terminal stations
AssigneeMatsushita Electric Industrial Co., Ltd.
InventorAkira Suzuki
Life of this patent
Estimating the term…
Abstract
A valid bit generator of a base station generates a valid bit to be disposed at or near the top of a message to be transmitted. The valid bit is set to be inactive if the message can be ignored, or active if the message cannot be ignored. Upon reception of this message, a valid bit detector at each terminal station judges whether the valid bit of the received message is inactive or active. If the valid bit is inactive, a message analyzing process is immediately stopped, whereas if it is active, the message is received and analyzed to the end thereof.
Claims21
A radio communication system, comprising:
- a base station;
- a terminal station;
- means provided in said base station for adding a valid bit in a message to be transmitted to said terminal station, setting said valid bit to be inactive if said message is to be ignored by said terminal station, setting said valid bit to be active if said message is not to be ignored by said terminal station, and transmitting said message, including said valid bit, to said terminal station, said message being constituted by a plurality of bits;
- and
- means provided in said terminal station for receiving said message which includes said valid bit, judging whether said valid bit included in said received message is inactive or active, and processing said received message only if said included valid bit is active.
A radio communication system in which a control channel is monitored dispersively and periodically only during a time called a slot, comprising;
- a base station;
- a terminal station;
- means provided in said base station for inserting a valid bit and a plurality of messages in a slot assigned to the terminal station, setting said valid bit to be inactive if all said messages are to be ignored by said terminal station, setting said valid bit to be active if at least one of said messages is not to be ignored by said terminal station, and transmitting said valid bit and said plurality of messages to said terminal station during the assigned slot;
- and
- means provided in said terminal station for receiving said valid bit and said plurality of messages during the assigned slot, judging whether said received valid bit is inactive or active, and processing said received messages only if said received valid bit is active.
A terminal station for use with a base station which transmits a valid bit along with at least one message to the terminal station, the valid bit having either an active state or an inactive state, said terminal station comprising;
- means for receiving the valid bit and the at least one message;
- means for determining whether the state of the valid bit is active or inactive;
- and
- processing means for processing the at least one message, the processing means including means for stopping the processing of the at least one message if the state of the valid bit is determined to be inactive.
A terminal station for use with a base station which transmits a train of valid bits along with at least one message to the terminal station, each valid bit having either an active state or an inactive state and all of the valid bits in the transmitted train of valid bits having the same state, said terminal station comprising:
- means for receiving the train of valid bits and the at least one message;
- means for determining whether the number of active valid bits in the received train of valid bits is equal to or greater than a predetermined percentage of the number of valid bits in the transmitted train of valid bits;
- and
- processing means for processing the at least one message, the processing means including means for stopping the processing of the at least one message if the number of active valid bits in the received train of valid bits is less than the predetermined percentage of the number of valid bits in the transmitted train of valid bits.
Dependencies are inferred from the claim text.